CS 610: Compiler Challenges for Parallel Architectures

Swarnendu Biswas

Semester 2023-24-I CSE, IIT Kanpur

Improvements in Computing Capabilities


- Last few decades have been exciting for the parallel computing community
- Sources of improvements in computing capabilities
 - i. Improvement in underlying technology (leads to Moore's law)
 - ii. Advances in computer architecture

,50-,65	Instruction level (pipelining)	Vector operations	
02,-09,	Multiple functional/execution units	Deeper and more sophisticated memory hierarchies	00,-58,
65-'75	Superscalar instruction issue and VLIW	Core-level parallelism	06,

Moore's Law: The number of transistors on microchips doubles every two years Our World




Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.



Data source: Wikipedia (wikipedia.org/wiki/Transistor count)


Year in which the microchip was first introduced

Challenges to Growth in Performance




K. Asanovic et al. A View of the Parallel Computing Landscape. CACM, Oct 2009.

50 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp

50 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp

Programs Do Not Run Any Faster by Themselves!

- Microarchitectural techniques
 - Multiple functional units, superscalar architecture, VLIW, more cache structures (e.g., L4 caches), deeper pipelines

Law of diminishing returns!

There is little or no more hidden parallelism (ILP) to be found

Programs Do Not Run Any Faster by Themselves!

- Microarchitectural techniques
 - Multiple functional units, superscalar architecture, VLIW, more cache structures (e.g., L4 caches), deeper pipelines

- Complex systems are more difficult to program efficiently
 - Systems programmers now need to be aware of memory hierarchies and other architectural features to exploit the potential of the hardware fully

Have you heard of ninja programmers?

Popular libraries like Intel one DNN and NVIDIA cuDNN are handoptimized for performance

What is the software side of the story?

Develop Parallel Programs

From my perspective, parallelism is the biggest challenge since high-level programming languages. It's the biggest thing in 50 years because industry is betting its future that parallel programming will be useful.

•••

Industry is building parallel hardware, assuming people can use it. And I think there's a chance they'll fail since the software is not necessarily in place. So this is a gigantic challenge facing the computer science community.

David Patterson, ACM Queue, 2006.

Develop Parallel Programs

To save the IT industry, researchers must demonstrate greater end-user value of from an increasing number of cores –

A View of Parallel Computing Landscape, CACM 2009.

New Challenges in Software Development

- Adapt to the changing hardware landscape
- Most applications are single-threaded

How can we develop software that makes effective use of the extra hardware?

Compilers to the rescue!

• A compiler is a **system software** that **translates** a program in a source language to an **equivalent** program in a target language



Role of a compiler

- Generate correct code
- Improve the code according to some metric

Relevance of Compiler Technologies

- Compiler technology has become more important as machines have become more complex
- Success of architecture innovations depends on the ability of compilers to provide efficient language implementations on that architecture
- Excellent techniques have been developed for vectorization, instruction scheduling, and management of multilevel memory hierarchies
- Automatic parallelization has been successful only for shared-memory parallel systems with a few processors


Compiling for Scalar Pipelines

- Pipelining subdivides a complex operation into independent microoperations
 - Assume the different microoperations use different resources
 - Microoperations can be overlapped by starting an operation as soon as its predecessor has completed the first microoperation


- A pipelined functional unit is effective only when the pipeline is full
 - Operands need to be available on each segment clock cycle

Compiling for Scalar Pipelines

Floating-point Adder




A pipelined execution unit computing $a_i = b_i + c_i$



Compiling for Scalar Pipelines

- Multiple functional units
 - Assume n units and m cycles for an operation to complete
 - Can issue n/m operations per cycle

Also called fine-grained parallelism



Compiler Challenges with Pipelining

- The key performance barrier is **pipeline stalls**, which occur when a new set of inputs cannot be injected into the pipeline because of a hazard
- Structural hazards Available machine resources do not support instruction overlap
 - For example, a machine cannot overlap instruction fetch with the fetch of data if there is only one memory port
 - Such a hazard cannot be avoided through compiler strategies
- Data hazards Result produced by one instruction is needed by a later one

- Compiler can schedule an instruction that does not use R1
- Control hazards Occur during the processing of branch instructions

Vector Instructions

- Apply the same operation to different positions of one or more arrays
 - Goal: keep pipelines of execution units full

```
VLOAD V1,A

VLOAD V2,B

VADD V3,V1,V2

VSTORE V3,C

C(1:64) = A(1:64) + B(1:64)
```

- Challenges
 - Increases processor state to support vector registers
 - Increases the cost of processor context switching
 - Expanded instruct set, complicating instruction decode
 - Stresses memory bandwidth, can pollute the cache hierarchy

Compiler Challenges with Vector Instructions



$$C(1:64) = A(1:64) * B(1:64)$$

DO I = 1, 64

$$A(I+1) = A(I) + B(I)$$

ENDDO



$$A(2:65) = A(1:64) * B(1:64)$$

Superscalar and VLIW Processors


- Goal is to issue multiple instructions in the same cycle
- Superscalar looks ahead in the instruction stream and issues instructions that are ready to execute
- VLIW executes a "wide" instruction consisting of multiple regular instructions per cycle
- Challenges
 - Finding enough parallel instructions
 - Require more memory bandwidth for fetching instructions and data


Compiling for Multiple-Issue Processors

- Compiler must recognize when operations are not related by dependence
 - Solution: vectorization
- Compiler must schedule instructions so that it requires as few total cycles as possible
 - Solution: instruction scheduling

Importance of Instruction Scheduling

 Assume a 2-cycle delay for loads from memory and for floating-point addition





Scheduling in VLIW

LD R1,A LD R2,B R3,R1,R2 FADD X,R3 ST R4,C LD R5,D LD R6,R4,R5 FADD ST Y, R6

Consider a VLIW system that can issue two loads and two additions per cycle

Schedule 1


Schedule 2

LD R1, A	LD R4, C
LD R2, B	LD R5, D
delay	delay
FADD R3, R1, R2	FADD R6, R4, R5
delay	delay
ST X,R3	ST Y, R6

LD R1, A	LD R2, B
LD R4, C	LD R5, D
FADD R3, R1, R2	
	FADD R6, R4, R5
ST X,R3	
	ST Y, R6


Processor Parallelism

- Synchronous parallelism
 - Replicate processors, with each processor executing the same program on different data
 - Data Parallelism same task on different data
- Asynchronous parallelism
 - Replicate processors, but each processor can execute different programs
 - Requires explicit synchronization
 - Task Parallelism independent tasks on the same or different data



Symmetric multiprocessing

Compiling for Asynchronous Parallelism



PARALLEL DO I = 1, N

$$A(I-1) = A(I) + B(I)$$

ENDDO

Granularity of Parallelism

Vectorization

- Parallelism is finer-grained
- Synchronization overhead is small

Asynchronous Parallelism

- Parallelism is coarser-grained
- Larger start-up and synchronization overheads

DO I = 1, M
DO J = 1, N

$$A(I,J) = 2*B(I,J) + 3*C(I,J)$$

Compilers should parallelize the outer loops and vectorize the inner ones

Challenges in Developing Parallel Programs

- Programmers tend to think sequentially
 - Correctness issues concurrency bugs like data races and deadlocks

Swarnendu Biswas

- Performance issues minimize communication across cores
- Overheads of parallel execution
 - Amdahl's law limits to scalability
 - Other challenges like load balancing

We will focus on performance aspects!

How to Write Efficient and Scalable Programs?

Good choice of algorithms and data structures

Determines number of operations executed

Code that the compiler and architecture can effectively optimize

Determines number of instructions executed

Proportion of parallelizable and concurrent code

Amdahl's law

Specialize to the target architecture platform

• For e.g., memory hierarchy, cache sizes, advanced features like AMX

References

• R. Allen and K. Kennedy – Optimizing Compilers for Multicore Architectures, Chap 1.