CS 610: False Sharing as a Performance Bug

Swarnendu Biswas

Semester 2022-2023-I CSE, IIT Kanpur

Content influenced by many excellent references, see References slide for acknowledgements.

Evaluating an Application

Functional correctness

• Does the application compute/produce what it is supposed to do?

Performance correctness

• Does the application meet the performance requirements?

Testing for Performance

- No one wants slow and inefficient software
 - Leads to reduced throughput, increased latency, and wasted resources
 - Leads to poor UX
- Software efficiency is increasingly important
 - Hardware is not getting faster (per-core)
 - Software is getting more complex
 - Saving energy is now a primary concern



What is a Performance Bug?

Relatively **simple modifications** to the source code results in **significant performance improvement**, while preserving functionality

Functional and Performance Bugs

Functional Bugs

- Well-defined notion of success and failure
- Correctness requirements usually do not change over time, other than significant changes in the specification
- More focus on researched testing methodologies
- Rate of bugs generally flatten out with maturity

Performance Bugs

- Difficult to detect because of no failure symptoms
- Performance requirements may evolve over time
- Relative lack of formalized testing methodologies
- Rate of bugs reported have no trends

Characteristics of Performance Bugs

- Performance bugs can be **difficult** to fix
 - Contradictory requirements a thread-safe class needs synchronization for correctness and needs to scale at the same time
 - Diminishing returns in fixing performance bugs

Reasons for Performance Bugs

Inefficient function call combinations (bookmark all (tabs))

Wrong API interpretation

Redundant work (MySQL fastmutex_lock)

• Wrong functional implementation

Resource contention (e.g., suboptimal synchronization, false sharing)

• Many synchronization fixes are just because of performance reasons

Cross core/node data communication

Miscellaneous

 Poor data structure choices, design/algorithm issues, data partitioning, load balancing and task stealing

Dealing with False Sharing

Multicore Parallelism is Easy

int count[8]; // Global array



Multicore Parallelism is Easy

int count[8]; // Global array



Shared Memory Multiprocessors

- Processors employ private caching of data to improve performance
 - Private copies of shared data must be "coherent"
 - Roughly speaking, all copies must have the same value (enough if this holds eventually)
- For sequential programs, a memory location must return the latest value written to it
- For parallel programs, we expect the same provided "latest" is welldefined
 - For now, latest value of a location is the latest value "committed" by any thread/process

M. Chaudhuri. Cache Coherence. CASS 2018.

Cache Coherence

- Multicore processors implement a cache coherence protocol to keep private caches in sync
- A cache coherence protocol is a set of actions that ensure that a load to address A returns the "last committed" value to A
 - Operates on whole cache lines (usually 64 bytes)



Need for Coherence: Example 1

- Assume 3 cores with **write-through** caches
- CO: reads x from memory, puts it in its cache, and gets the value 5
- C1: reads x from memory, puts it in its cache, and gets the value 5
- C1: writes x=7, updates its cached value and memory value
- CO: reads x from its cache and gets the value 5
- C2: reads x from memory, puts it in its cache, and gets the value 7 (now the system is completely incoherent)
- C2: writes x=10, updates its cached value and memory value

M. Chaudhuri. Cache Coherence. CASS 2018.

Need for Coherence: Example 2 (i)

- Assume 3 cores with **write-back** caches
- CO: reads x from memory, puts it in its cache, and gets the value 5
- C1: reads x from memory, puts it in its cache, and gets the value 5
- C1: writes x=7, updates its cached value
- CO: reads x from its cache and gets the value 5
- C2: reads x from memory, puts it in its cache, and gets the value 5
- C2: writes x=10, updates its cached value

M. Chaudhuri. Cache Coherence. CASS 2018.

Need for Coherence: Example 2 (ii)

- The lines in C1 and C2 are dirty, while the line is clean in C0
- Eviction of the lines from C1 and C2 will write the data back
- We will lose a store depending on the order of writebacks
 - Suppose C2 evicts the line first, and then C1
 - Final memory value is 7: we lost the store x=10 from C2

What went wrong?

- For write-through cache
 - The memory value may be correct if the writes are correctly ordered
 - But the system allowed a store to proceed when there is already a cached copy
 - Lesson learned: must invalidate all cached copies before allowing a store to proceed
- For writeback cache
 - Problem is even more complicated: stores are no longer visible to memory immediately
 - Writeback order is important
 - Lesson learned: do not allow more than one copy of a cache line in dirty state

M. Chaudhuri. Cache Coherence. CASS 2018.

Solutions

- Must invalidate all cached copies before allowing a store to proceed
 - Need to know where the cached copies are
- Solution1: Just tell everyone that you are going to do a store
 - Leads to broadcast snoopy protocols
 - Popular with small-scale machines
 - Typically, the interconnect is a shared bus
- Solution2: Keep track of the sharers and invalidate them when needed
 - Where and how is this information stored?
 - Leads to directory-based scalable protocols

M. Chaudhuri. Cache Coherence. CASS 2018.

Solutions

- Directory-based protocols
 - Maintain one directory entry per memory block
 - Each directory entry contains a sharer bitvector and state bits
- Do not allow more than one copy of a cache line in dirty state
 - Need some form of access control mechanism
 - Before a processor does a store it must take "permission" from the current "owner" (if any)
 - Need to know who the current owner is: either a processor or main memory
 - Earlier solutions apply here also: broadcast to everybody or request the owner

M. Chaudhuri. Cache Coherence. CASS 2018.

Types of Coherence Protocols

- Two main classes of protocols: dictates what action should be taken on a store
- Invalidation-based protocols invalidate sharers when a store miss appears
- Update-based protocols update the sharer caches with new value on a store
- Advantage of update-based protocols: sharers continue to hit in the cache while in invalidation-based protocols sharers will miss next time they try to access the line
- Advantage of invalidation-based protocols: only store misses go on bus and subsequent stores to the same line are cache hits

M. Chaudhuri. Cache Coherence. CASS 2018.

MSI Directory Protocol



Transitions from I to S.

Fig 8.3 from D. Sorin et al. A Primer on Memory Consistency and Cache Coherence.

MSI Directory Protocol



MSI Directory Protocol



Transition from M or S to I

Fig 8.3 from D. Sorin et al. A Primer on Memory Consistency and Cache Coherence.

MESI Directory Protocol



Fig 8.6 from D. Sorin et al. A Primer on Memory Consistency and Cache Coherence.

MESI Directory Protocol



Transitions from I or S to M. Transition from E to M is silent.

Fig 8.6 from D. Sorin et al. A Primer on Memory Consistency and Cache Coherence.

MESI Directory Protocol



Fig 8.6 from D. Sorin et al. A Primer on Memory Consistency and Cache Coherence.

Cache Contention

True Sharing

- Same location is accessed by multiple cores
- Fixed only by means of algorithmic changes

False Sharing

- Two unrelated locations share a cache line
- Fixed by code changes or by automated repair

What is False Sharing?

- Performance problem in systems with coherence caches
 - Cores share cache blocks instead of actual data
 - Contention on cache blocks
- Can arise when threads access global or heap memory
 - Thread-local storage and local variables can be ignored
- False sharing is aggravated by the size of cache block



























Impact of False Sharing

```
int array[100];
```

```
void *func(void *param) {
    int index = *((int*)param);
    int i;
    for (i = 0; i < 100000000; i++)
        array[index]+=1;
}</pre>
```

```
int main(int argc, char *argv[]) {
    int first_elem = 0;
    int bad_elem = 1;
    int good_elem = 99;
    pthread_t thread_1;
    pthread_t thread_2;
```

```
clock_gettime(CLOCK_REALTIME, ...);
func((void*)&first_elem);
func((void*)&bad_elem);
clock_gettime(CLOCK_REALTIME, ...);
```

```
clock_gettime(CLOCK_REALTIME, ...);
pthread_create(&thread_1, NULL,func,
(void*)&first_elem);
pthread_create(&thread_2, NULL,func, (void*)&bad_elem);
pthread_join(thread_1, NULL);
pthread_join(thread_2, NULL);
clock_gettime(CLOCK_REALTIME, ...);
clock_gettime(CLOCK_REALTIME, ...);
pthread_create(&thread_1, NULL,func,
(void*)&first_elem);
```

```
pthread_create(&thread_2, NULL,func, (void*)&good_elem);
pthread_join(thread_1, NULL);
pthread_join(thread_2, NULL);
```

```
clock_gettime(CLOCK_RFALTIME, ____
```

https://github.com/MJjainam/falseSharing

}
Impact of False Sharing

<pre>int array[100];</pre>	<pre>clock_gettime(CLOCK_REALTIME,); func((void*)&first_elem);</pre>	
<pre>void *func(void *param) { int index = *((int*)param); int i</pre>	<pre>func((void*)&bad_elem); clock_gettime(CLOCK_REALTIME,);</pre>	
<pre>for (i = 0; i < 100000000; i++) array[index]+=1:</pre>	<pre>clock_gettime(CLOCK_REALTIME,); pthread_create(&thread_1, NULL,func,</pre>	
}	Millisecond	
<pre>int main(</pre> Sequential computation	351	
int With false sharing int	465	
int Without false sharing	168	
pthread_t thread_1; pthread_t thread_2;	<pre>ords, or fist_etem;, pthread_create(&thread_2, NULL,func, (void*)&good_elem); pthread_join(thread_1, NULL); pthread_join(thread_2, NULL); clock_gettime(CLOCK_REALTIME,);</pre>	
https://github.com/MJiainam/falseSharing	}	

https://github.com/MJjainam/falseSharing

False Sharing in Real Applications

• Issues reported in Linux kernel, JVM, Boost library, ...

Mikael Ronstrom

My name is Mikael Ronstrom and I work for Oracle as Senior Christ of Latter Day Saints. The statements and opiments exp represent those of Oracle Corporation.

TUESDAY, APRIL 10, 2012

MySQL team increases scalability by >50% for Sysbench OLTP RO in MySQL 5.6 labs release april 2012

A MySQL team focused on performance recently met in an internal meeting to discuss and work on MySQL scalability issues. We had gathered specialists on InnoDB and all its aspects of performance including scalability, adaptive flushing and other aspects of InnoDB, we had also participants from MySQL support to help us understand what our customers need and a number of generic specialists on computer performance and in particular performance of the MySQL software.

The fruit of this meeting can be seen in the MySQL 5.6 labs release april 2012 released today. We have a new very interesting solution to the adaptive flushing problem. We also made a significant breakthrough in MySQL scalability. On one of our lab machines we were able to increase performance of the Sysbench OLTP RO test case by more than 50% by working together to find the issues and then quickly coming up with the solution to

QL Architect. I am a member of The Church of Jesus on this blog are my own and do not necessarily

> MYSQL CLUSTER 7.5 INSIDE AND OUT Buy the new book on MySQL Cluster Bound version

E-book and Paperback version INSPIRATIONAL MESSAGES OF THE WEEK Periods in life

Achieving Perfection

Swarnendu Biswas

Fixing false sharing improved a metric of interest by almost 3X

False Sharing is Everywhere



// Class/struct fields

```
class X {
   int me;
   float you;
};
```

// Array accesses

array[me] = 12; array[you] = 13;

False Sharing Mitigation Techniques

- Compiler optimizations (cache block padding)
- Cache conscious programming
- Coherence at load/store granularity?
- Runtime solutions (e.g., use hardware performance counters)

Fixing False Sharing is Non-trivial

	🗯 Safari File Edit View History Bookmarks Window Help 🛛 🐡 🛜 🕓 🕴 🖬 U.S. 💽 (99%) Fri 2:0	09 PM tongpingliu
•	Mikael Ronstrom: MySQL team increases scalability by >50% for Sysbench OLTP RO in MySQL 5.6 labs release april 2012	
L	+ C mikaelronstrom.blogspot.com/2012/04/mysql-team-increases-scalability-by-50.html	C Reader
1	C Crimereports ▼ Gmail - Re:u@gmail.com Google Advanced Search Gmail google ▼ Google Maps YouTube Wikipedia News ▼ Popular ▼	
	MySQL team increases scalability by >50% for Sysbench OLTP RO in MySQL 5.6 labs release april 2012	Achieving
	A MySQL team focused on performance recently met in an internal meeting to discuss and work on MySQL scalability issues. We had gathered specialists on InnoDB and all its aspects of performance including scalability, adaptive flushing and other aspects of InnoDB, we had also participants from MySQL support to help us understand what our customers need and a number of generic specialists on computer performance and in	Christmas
	particular performance of the MySQL software.	
	The fruit of this meeting can be seen in the MySQL 5.6 labs release april 2012 released today. We have a new very interesting solution to the adaptive flushing problem. We also	FOLLOWE

Fixing False Sharing is Non-trivial

- Problem is often embedded inside the source code
- Sensitive to
 - Object placements on the cache line
 - Memory allocation sequence or memory allocator
 - Hardware platform with different cache line sizes

gcc unintentionally eliminates false sharing in Phoenix linear_regression benchmark at certain optimization levels, while LLVM does not do so at any optimization level*

*T. Liu et al. PREDATOR: Predictive False Sharing Detection. PPoPP 2014.

Object Alignment Sensitivity

- Plot shows the performance of the linear_regression benchmark from the Phoenix benchmark suite
- Performance is highly sensitive to the offset of the starting address of the (potentially) falsely-shared object from the start of the cache line



Object Alignment Sensitivity

T. Liu et al. PREDATOR: Predictive False Sharing Detection. PPoPP 2014.

Research on Automated False Sharing Detection and Repair

Sheriff	Liu and Berger, OOPSLA'11	detect and repair	
Plastic	Nanavati et al., EuroSys'13	unmanaged languages detection only	
Laser	Luo et al, HPCA'16		
Cheetah	Liu and Liu, CGO'16		
Predator	Liu et al., PPoPP'14		
DeFT	Venkataramani et al., TACO'11		
Intel vTune Amplifier XE			
Oracle Java 8 @Contended		annotation and repair	
REMIX	Eizenberg et al., PLDI'16	detect and repair in managed runtimes	
TMI	DeLoizer et al., MICRO'17		
Huron	Khan et al., PLDI'19	Prioritizes static time repair	

False Sharing Problem in JVMs

- JVMs provide automatic layout of class fields at load time
 - Sort fields by descending order of size
 - Pack reference fields to help GC process a contiguous pack of reference fields
 - Padding as in C/C++ may not work in Java since the JVM can remove or reorder unused fields
 - Copying GCs move around objects
- Single-threaded environment
 - Fields accessed together in time should be nearby in space
- Multithreaded environment
 - Not so straightforward, cannot just aim to reduce capacity misses

https://blogs.oracle.com/dave/java-contended-annotation-to-help-reduce-false-sharing

Easy Thing First! Java 8 @Contended

- Now that you know about false sharing, use @sun.misc.Contended in Java to (hopefully) get benefits for free
- Ocontended helps avoid false sharing, but does not automatically detect sources of contention

https://blogs.oracle.com/dave/java-contended-annotation-to-help-reduce-false-sharing

Easy Thing First! Java 8 @Contended

```
@Contended
```

```
public static class ContendedTest2 {
  private Object plainField1;
  private Object plainField2;
  private Object plainField3;
  private Object plainField4;
```

```
$ContendedTest2: field layout
Entire class is marked contended
@140 --- instance fields start ---
@140 "plainField1" Ljava.lang.Object;
@144 "plainField2" Ljava.lang.Object;
@148 "plainField3" Ljava.lang.Object;
@152 "plainField4" Ljava.lang.Object;
@288 --- instance fields end ---
@288 --- instance ends ---
```

```
public static class ContendedTest1 {
    @Contended
    private Object contendedField1;
    private Object plainField2;
    private Object plainField3;
    private Object plainField4;
}
```

```
$ContendedTest1: field layout
0 12 --- instance fields start ---
0 12 "plainField1" Ljava.lang.Object;
0 16 "plainField2" Ljava.lang.Object;
0 20 "plainField3" Ljava.lang.Object;
0 24 "plainField4" Ljava.lang.Object;
0156 "contendedField1" Ljava.lang.Object; (contended, group = 0)
0288 --- instance fields end ---
0288 --- instance ends ---
```

http://beautynbits.blogspot.com/2012/11/the-end-for-false-sharing-in-java.html http://mail.openjdk.java.net/pipermail/hotspot-dev/2012-November/007309.html

Easy Thing First! Java 8 @Contended

```
public static class ContendedTest4 {
```

බContended

private Object contendedField1;

බContended

private Object contendedField2;

private Object plainField3;

private Object plainField4;

```
$ContendedTest4: field layout

@ 12 --- instance fields start ---

@ 12 "plainField3" Ljava.lang.Object;

@ 16 "plainField4" Ljava.lang.Object;

@148 "contendedField1" Ljava.lang.Object;

(contended, group = 0)

@280 "contendedField2" Ljava.lang.Object;

(contended, group = 0)

@416 --- instance fields end ----

@416 --- instance ends ---
```

http://beautynbits.blogspot.com/2012/11/the-end-for-false-sharing-in-java.html http://mail.openjdk.java.net/pipermail/hotspot-dev/2012-November/007309.html

Sheriff: Precise Detection and Automatic Mitigation

- Sheriff is a software-only solution that provides
 - Per-thread memory protection allows each thread to track memory accesses independently of other thread's accesses
 - Memory isolation allows each thread to read from and write to memory without interference from other threads

T. Liu and E. Berger. Sheriff: Precise Detection and Automatic Mitigation of False Sharing. OOPSLA 2011.

Isolated Memory Access

shared address space



Isolated Memory Access

shared address space

disjoint address space



Tradeoff in Faking Threads with Processes

- Processes are mapped to different CPUs, while threads are mapped to the same CPU to maximize locality
- Using processes allows Sheriff to use
 - Per-thread page protection to detect false conflicts
 - Isolates thread's memory from other threads which implies thread's do not write to each other's cache lines

Isolated Memory Accesses

- Processes have separate address spaces, implies that updates to shared memory are not visible
- Challenges
 - Sheriff now needs to explicitly manage shared resources like file descriptors
 - Uses memory mapped files to share shared data (e.g., globals, heap) across processes
 - Two copies are created one is read-only and the other (CoW) is for local updates
 - Private mapping initially points to the read-only page

Shared Memory Updates

Updates are made visible only at synchronization points



Sheriff in Action!

Initialization

• Create shared and local mappings for heap and global variables

Transaction begin

• Write protect shared pages, future writes will trap

Execution

- Records pages with faulted addresses and unprotects the page
- Creates a twin page for diffing before a page is modified
- Performs CoW to create a private page

Transaction end

• Commits only diffs between the twin and the private pages

Sheriff-Detect: Detect False Sharing

- Idea
 - Any cache line with different contents in the private page and the twin page is due to false sharing
 - Can have high overhead for pages that are unshared
- Insight
 - For false sharing, two threads must simultaneously access the page containing the cache line ⇒ Implies the page must be shared
 - Sheriff-Detect keeps track of the number of writers to a shared page
 - Problem if there is a cache line with one writer and rest are readers

Sheriff-Protect: Runtime to Avoid False Sharing

- Sheriff-Detect may not work satisfactorily
 - Padding may degrade performance due to cache effects and increased memory consumption
 - Source code may not be available to fix false sharing issues
- Insight Delaying updates can avoid false sharing, accesses will no longer be concurrent
- Protects small objects
 - Benefit of protection is greater than large objects like arrays (relative to the object size)
 - Cost of protection via committing updates is going to be lower

Drawbacks of Sheriff

Cannot detect read-write false sharing

Can only detect false sharing in the observed executions

Predator: Predictive False Sharing Detection



T. Liu et al. Predator: Predictive False Sharing Detection. PPoPP 2014.

Each Entry: {Thread ID, Access Type}





of invalidations



Rules for Per-Cache-Line History Table

- For each read R,
 - If history table *T* is full, no need to record *R*
 - If T is not full and existing entry has a different thread ID, then record R
- For each write W,
 - If T is full, then W can cause a cache invalidation since at least one of two existing entries has a different thread ID. Record invalidation. Update the existing entry.
 - If T is not full, check whether W and the existing entry have the same thread ID
 - Same thread ID W cannot cause a cache invalidation, update existing entry with W
 - Different thread ID Record an invalidation on this line caused by W. Record this invalidation, and update the existing entry with W.

Each Entry: { Thread ID, Access Type}





of invalidations



Each Entry: { Thread ID, Access Type}





of invalidations





Each Entry: { Thread ID, Access Type}





of invalidations





Each Entry: { Thread ID, Access Type}





of invalidations



Each Entry: { Thread ID, Access Type}





of invalidations



Each Entry: { Thread ID, Access Type}





of invalidations



Each Entry: { Thread ID, Access Type}





of invalidations





Each Entry: { Thread ID, Access Type}





of invalidations



Is that it?

- Well, true sharing also leads to cache invalidations
- Predator maintains precise per-cache-line-offset metadata

Why do we need to predict false sharing?



Impact on Object Alignment

- 32-bit platform \Rightarrow 64-bit platform
- Different memory allocator
- Different compiler or optimizations
- Different allocation order by changing the code
- Run on hardware with different cache line sizes
Prediction in Predator

Insight

- Only accesses to adjacent lines can lead to potential false sharing
- Virtual cache line
 - Contiguous memory range spanning multiple physical cache lines
 - Starting address need not be a multiple of the cache line size
 - 64-byte line can range from [0, 64) or [8, 72) bytes
- Find "hot" access offsets X and Y
 - X in cache line L, and Y in adjacent cache line, and both X and Y are in the same virtual cache line
 - At least one of X and Y is a write
 - X and Y are accessed by different threads

Track Invalidations on Virtual Cache Lines



- d < cache line size (sz)
- X and Y are accesses from different threads
- One of X and Y accesses is a write

Non-tracked virtual lines

Tracked virtual line

False Sharing in the JVM

- Less programmer control over memory \Rightarrow more vulnerable to performance bugs
 - You might use padding, but unused fields may not be allocated at all
 - Furthermore, GC might move around objects
- Runtime has increased control over execution ⇒ opportunities for dynamic optimization
- @Contended helps avoid false sharing, but does not automatically detect sources of contention

REMIX System Overview



Detection

Repair

Performance

A. Eizenberg et al. Remix: Online Detection and Repair of Cache Contention for the JVM. PLDI 2016.

REMIX

Background

CS 610

12

Intel PEBS Events

Summary

• PEBS – Precise Event-Based Sampling

Background

- Available in recent Intel multiprocessors
- Log detailed information about architectural events

REMIX

Detection

8

PEBS HitM Events

• "Hit-Modified" - A cache miss due to a cache line in *Modified* state on a different core





9

Detection native heap & stack HITM classify track complete Events no managed heap threshold false sharing repair yes model map to classify \$ lines objects report true sharing

REMIX

Background

CS 610

13

Cache Line Modelling

- Cache lines are modelled with 64-bit bitmaps
- HITM event \Rightarrow set the <u>address bit</u>, count hit

REMIX

Detection

Repair

Performance

- Multiple bits set \Rightarrow potential false sharing
- Repair is cheaper than more complete modelling!
- Repair when counter exceeds threshold

Background

Summary

14

Top Level Flow

Summary



CS 610

15

Repair > Performance

Padding - Inheritance



CS 610

17

Repair

- Trace all strong+weak roots in the system
- Traverse heap and find targeted instances
 - Live \Rightarrow Relocate & pad, store forwarding pointer
 - Dead \Rightarrow Fix size mismatch

Summary

• Adjust all pointers to forwarded objects

Background

• Deoptimize all relevant stack frames

18

References

- T. Liu and E. Berger. Sheriff: Precise Detection and Automatic Mitigation of False Sharing. OOPSLA 2011.
- T. Liu et al. Predator: Predictive False Sharing Detection. PPoPP 2014.
- A. Eizenberg et al. Remix: Online Detection and Repair of Cache Contention for the JVM. PLDI 2016.