High Performance Networks

ACM Winter School :: IIT-Kanpur

Ashrut Ambastha 10-Dec-2010









Agenda

Connect the dots between what we study and how it maps to real supercomputing systems...



© 2019 Mellanox Technologies | Confidential

Networks

Interlinking of Multiple Compute Elements SMP?? Clusters?? Cache Coherency?? Message Passing?? **Bandwidth??** Latency??





HPC Interconnect History and Development









Δ

Fundamentals of Phy



© 2019 Mellanox Technologies | Confidential

HOW STANDARDS PROLIFERATE:



Future of Interconnect Speeds and Modulation





Block Diagram of an Example High-speed Channel







(1) The Eye Diagram

- For high-speed signaling, the most fundamental unit of measure or visual-aid is the eye-diagram
- Nothing but a representation of 0's and 1's in a "folded" time space.
- X-axis represents 1-bit period
- Y-axis represents waveform amplitude
- But this does not look very much like an eye....



PCIe Gen3 eye-diagram at o/p buffer (before and after package model)

(1) The Eye Diagram cont...

- Maybe now it resembles a bit more..
- Characteristics like amplitude, T_r/T_f , zero-crossing etc. of the transmitted bit pattern starts to change as the signal traverses the channel
- What receiver sees is a very degraded bit-pattern. Eye seems to be "closing"
- What causes this eye to close?

10G eye diagram (before and after "channel")



What the Receiver sees

(2) Insertion Loss or Sdd21

Without going into the incident/reflected power and scattering matrix of 2-port networks.

Insertion loss can be simply defined as $20*\log_{10}$ of "forward voltage attenuation"



 $IL_{(dB)} = 20*log(Vout/Vin)$



(2) Insertion Loss or Sdd21 cont..

IL starts increasing as frequency increases •



- IL is simply related to copper trace properties
- Longer the channel (trace) length ٠ higher the loss



• Dielectric's ability to polarize/depolarize causes freq dependence of **Insertion Loss**

length and channel dielectric material



Cross-section view of a Transmission line

(3) Return Loss or Sdd11

- Return loss in simple terms is the ratio of Reflected Power to the Incident Power on a dB scale
- Sdd11 like Sdd21 is again a frequency domain plot
- RL of -20dB means 10% of incident power was reflected back
- Why was it reflected?
- In simple terms, due to Impedance ۲ mismatch/discontinuities



(4) Impedance Profile and TDR

- Time Domain Reflectometry (TDR) is the • most fundamental method for measuring impedance variations across a channel
- Launch a fast rising pulse and measure • the reflected wave

From Transmission-line perspective

 $R + j \omega L$

•
$$TDR_{(Z)} = 2*Z_0 (V_{incident}+V_{reflected})$$

 $(V_{incident}-V_{reflected})$

 $Z_0 =$

•





Measure Impedance profile of a channel comprising vias and connectors

Enter Optics.. VCSEL or Photonics

- 4x25G WDM on SMF28
- 4 dB link budget (Channel Insertion Loss)
- WDM laser solution based on low-cost external cavity lasers
- Fully integrated single chip Tx and Rx solutions





FK Modulator array Mux

3.2nm spacing channel plan

Laser array



Next Generation Supercomputers with HDR 200G Infiniband (Examples)









16

1.8K HDR InfiniBand Nodes

Large Record-Breaking AI Systems



NVIDIA DGX SATURNV

- 124 DGX-1 nodes interconnected by 32 L1 TOR Switches, in 2016
- Mellanox 36 port EDR L1 and L2 switches, 4 EDR per system
- Upgraded to 660 NVIDIA DGX-1 V100 Server Nodes, in 2017
- 5280 V100 GPUs, 660 PetaFLOPS (AI)





Need to Accelerate All Levels of HPC / Al Frameworks





RDMA in SuperComputing Clusters

- Remote Direct Memory Access (RDMA)
- Advance transport protocol (same layer as TCP and UDP)
- Main features
 - Remote memory read/write semantics in addition to send/receive
 - Kernel bypass / direct user space access
 - Full hardware offload for network stack
 - Secure, channel based IO
- Application Advantage
 - Lowest latency
 - Highest bandwidth
 - Lowest CPU consumption
- RoCE: RDMA over Converged Ethernet
 - Available for all Ethernet speeds 10 100G
- Verbs: RDMA SW Interface (Equivalent to Sockets)









20

GPUDirect RDMA Evolution

Prior to GPUDirect

- GPU use driver-allocated pinned memory buffer
- RDMA use pinned buffers for zero-copy kernel-bypass communication
- Impossible for RDMA drivers to pin memory allocated by GPU
- Two copies
 - GPU copies data from GPU internal memory to GPU driver system pinned memory (1)
 - User space needs to copy data between the GPU driver system pinned memory (1) and RDMA system pinned memory (2)
 - RDMA device sends data to network



GPUDirect RDMA Evolution (cont.)

<u>GPUDirect / GPUDirect P2P</u> (Peer-to-Peer)

- GPU and RDMA devices share the same pinned memory buffer
- One copy
 - GPU copies data from GPU internal memory to system pinned memory (1)
 - RDMA device sends data to network



GPUDirect RDMA Evolution (cont.)

GPUDirect RDMA

- GPU memory is exposed to RDMA NIC
- Direct data path from GPU to network Data path is zero copy
- **CPU** is involved in the control path WQE preparation, ring doorbell, handles completions for incoming packets to GPU

Zero copy

- RDMA device sends data to network from GPU memory
- RDMA device receive data from network to GPU memory
- The CPU still synchronizes between GPU tasks and data transfers





GPUDirect RDMA Evolution (cont.)

GPUDirect RDMA Async

- GPU memory is exposed to RDMA NIC
- Direct data path from GPU to network Data path is zero copy
- **CPU** is involved in WQE preparation and release completed WQEs
- **GPU** is involved in Ring Doorbell, Handles completions for incoming packets to GPU

Zero copy

- RDMA device sends data to network from GPU memory
- RDMA device receive data from network to GPU memory
- Reduce CPU utilization





Lets Build Supercomputers



The Building Blocks



36 ports IB up to 100 Gb/s ~90ns port-to-port latency

Full-crossbar

SB7700

- 36 EDR (100Gb/s) ports
- Enhanced Management
 - MLNX-OSTM ٠
 - Embedded Subnet Manager (648 nodes)
 - Chassis management
- Fabric Inspector[™] •
- UFM[™] (Basic/Advanced)

1		
11011	hand hand hand hand hand hand hand hand	Landson deservations









26

Designing Small Infiniband Clusters





© 2019 Mellanox Technologies | Confidential

Credit Loops

Like many other networks, InfiniBand dislikes loops. Specifically, it dislikes logical loops where link back pressure can create a deadlock situation. These are called credit loops. Although the HOQ timers periodically clear such a deadlock, performance suffers. A credit loop only represents a potential deadlock, which depends on the traffic at each link in the loop. However, at InfiniBand speeds such a deadlock can occur very quickly given the right traffic pattern.

The following diagram illustrates a very simple credit loop.



In this example:

- · Four Switch ASICs are connected in a ring topology.
- A host adapter (HCA) connects a server (Node) to each Switch, with an additional HCA on Switch 4.





Credit Loops Cont..





including good node placement

© 2019 Mellanox Technologies | Confidential

Director Switches – Modular Design



- Common leafs, spines, power supplies
- Common fans:
 - 108 & 216 ports switches
 - 324 & 648 ports switches
- Unique chassis:
 - Can be partially populated with leafs
 - Non-blocking or over subscribed

- High Availability
 - Redundant fans, power supplies, and management module
- All cables at the back
 - Cable management included
- N+N power supply redundancy

© 2019 Mellanox Technologies | Confidential

Internals of a Director Class Switch

- 18 ports facing out per leaf
- 18 ports 'internally'
- Each leaf spreads those 18
 - 3x3x3x3x3x3 to a 36 port internal spine chip

 $k(k/2)^{n-1}$







Lets Talk Some Network Topologies





Dragonfly

© 2019 Mellanox Technologies | Confidential

3-level Clos with 1U HDR switches



300 ASICs

40 x 12 = 480 node sub-cluster (S1-S10)

10 Sub-clusters = 4800 port system

Expansion requires re-

5-hop network across any node-pair

3-level traditional Clos; chassis switches



360 ASICs

- 1:1 Fully non-blocking HDR100
- 4800 servers
- ports
- 5-hop network across any node-pair
- 6x 3-hop sub-clusters with 800 nodes per sub-cluster



Max system size 6400x 100G

3-level traditional Clos; chassis switches {blocking}







Max system size 4800x 100G

© 2019 Mellanox Technologies | Confidential

The 3-D Torus



A 4x4x4 Torus

Natural "folding" to create a Torus





CPUIGPU

The Building Block


Creating the Torus with Infiniband Switches

- Allows for linear expandability without re-cabling
- Simple wiring using short cables
- Works well for localized communication
- Lower costs, power and cooling with fewer switches and cables
- Ability to connect storage into each of the cube junctions
- Fault tolerant with ability to handle multiple link and switch failures
- Built in support for adaptive routing, congestion control, QoS





Example, The SDSC Gordon Cluster





Diameter = 3k/2

Theoretically a torus can scale to

© 2019 Mellanox Technologies | Confidential

Hypercubes



32-switch 5D Hypercube

- Number of Switches = 2^k
- Maximum diameter = k
- Scaling not as nice/easy as 3D Torus
- Again, like Torus, each vertex can be a 36p switch
- Servers to external link ratio dependent on size and CBB
- Ex; 2048 node cluster = 2^{11} (diameter=11)





© 2019 Mellanox Technologies | Confidential

The Incomplete Flat Mesh

An "Almost all-connect" graph referenced in papers on Projective Geometry¹ / Perfect Difference Networks / Singer Sets



	δ	n	Example PDS of order δ in
Γ	2	7	0, 1, 3
	3	13	0.1.3.9
	4	21	0, 1, 4, 14, 16
[5	31	0, 1, 3, 8, 12, 18
Γ	7	57	0, 1, 3, 13, 32, 36, 43
Γ	8	73	0, 1, 3, 7, 15, 31, 36, 5
	9	91	0, 1, 3, 9, 27, 49, 56, 61,
	11	133	0, 1, 3, 12, 20, 34, 38, 81, 88,
	13	183	0, 1, 3, 16, 23, 28, 42, 76, 82, 86, 1
Γ	16	273	0, 1, 3, 7, 15, 31, 63, 90, 116, 127, 136, 181

¹A new parallel architecture for sparse matrix computation based on finite projective geometries – Narendra Karmarkar - 1991ACM 0-89791-459-7/91/0358

²Perfect Difference Networks and Related Interconnection Structures for Parallel and Distributed Systems

- Behrooz Parhami, Fellow, IEEE, and Mikhail Rakov



normal form

, 52
4, 63
77, 81
94, 104, 109
19, 137, 154, 175
, 194, 204, 233, 238, 255

© 2019 Mellanox Technologies | Confidential

Example System Architecture



- Consider each vertex (switch) with 12 servers
- Every switch-switch link is 3x ports
- Total 8 x 3 = 24 ports used per switch for interswitch link
- Every switch is involved in transferring data from 12 of its local servers

- Relaying data from 6 other servers (can be distributed anywhere)
- Looks like each of the 12 "out-going" ports are carrying data from 18 servers
- In practice this is a 1.5:1 oversubscribed network



Dragonfly Topology

Proposed by John Kim, 2008

Hierarchical topology with the following properties:

- Several "groups", connected together using all to all links
- The topology inside each group can be any topology
- Focus on reducing the number of long links and network diameter
- Requires Adaptive Routing to enable efficient operation



Topology Parameters

Attribute	Description			
Н	Hosts per group			
В	Number of B undled link			
L	Total group Links to othe			
G	Total number of G roups			
Ν	Total compute Nodes =			





G*H

© 2019 Mellanox Technologies | Confidential

Traditional DF {210 ASICs}



- Every Group G1 G14 consists of;
 - 15x 40p 200G/port switch
 - 14x 200G Intra-Group links per switch
 - 14x 200G Inter-Group links per switch
 - Total 210x 200G ext bandwidth per group
 - 24x 100G servers per switch
 - Total 360x 100G servers per group
- System can accommodate 14 Groups
- Max system size 5040x 100G ports
- Min-hop routing will have 3-hop across any node pair
- Non Min-hop can be higher but need not be more than 4-hop



Example Application Communication Pattern



Communication pattern for 64-core run CFD code



128-core run

Option-5 : Dragonfy+ {240 ASICs}



- Each Group is full bi-partite
- 400 servers per group
- 20 groups {8000 servers}
- across any node pair



System can accommodate up-to

Min-hop routing will have 4-hops

Over Subscription and Bisection in Static Routing



Divide cluster into two subset of nodes (random)

• Subset-1 = Tx and subset-2

• Trace data-flow path between each communicating pair

 Increment "subscription bucket" if any segment in flow path overlaps

Repeat n times for statistical accuracy and plot

46

© 2019 Mellanox Technologies | Confidential

And Some Simple Results





And Some Simple Results Cont..







© 2019 Mellanox Technologies | Confidential

Adaptive Routing (AR) Performance – ORNL Summit

- Oak Ridge National Laboratory Coral Summit supercomputer
- Bisection bandwidth benchmark, based on mpiGraph
 - Explores the bandwidth between possible MPI process pairs
- AR results demonstrate an average performance of 96% of the maximum bandwidth measured

mpiGraph explores the bandwidth between possible MPI process pairs. In the histograms, the single cluster with AR indicates that all pairs achieve nearly maximum bandwidth while singlepath static routing has nine clusters as congestion limits bandwidth, negatively impacting overall application performance.









SHIELD Self Healing Technology



Self Healing Technologies

Enables Unbreakable Data Centers

- The ability to overcome network failures, locally, by the switches
- Software-based solutions suffer from long delays detecting network failures
 - 5-30 seconds for 1K to 10K nodes clusters
 - Accelerates network recovery time by 5000X
 - The higher the speed or scale the greater the recovery value



Consider a Flow From A to B







The Need for Intelligent Networks

Faster Data Speeds and In-Network Computing **Enable Higher Performance and Scale**



Must Wait for the Data Creates Performance Bottlenecks



Analyze Data as it Moves! Higher Performance and Scale



© 2019 Mellanox Technologies | Confidential

Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)



© 2019 Mellanox Technologies | Confidential

Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)

Data

Reliable Scalable General Purpose Primitive

- In-network Tree based aggregation mechanism
- Large number of groups
- Multiple simultaneous outstanding operations
- Applicable to Multiple Use-cases
 - HPC Applications using MPI / SHMEM
 - Distributed Machine Learning applications

Scalable High Performance Collective Offload

- Barrier, Reduce, All-Reduce, Broadcast and more
- Sum, Min, Max, Min-loc, max-loc, OR, XOR, AND
- Integer and Floating-Point, 16/32/64 bits



SHARP Allreduce Performance Advantages



SHARP enables 75% Reduction in Latency Providing Scalable Flat Latency

7



© 2019 Mellanox Technologies | Confidential

SHARP AllReduce Performance Advantages 1500 Nodes, 60K MPI Ranks, Dragonfly+ Topology





Scalable Hierarchical Aggregation and **Reduction Protocol**

SHARP Enables Highest Performance





SHARP AllReduce Performance Advantages Oak Ridge National Laboratory – Coral Summit Supercomputer





Scalable Hierarchica Aggregation and Reduction Protoco

SHARP Enables Highest Performance







SHARP Accelerates AI Performance

The CPU in a parameter server becomes the bottleneck





Scalable Hierarchical **Aggregation and Reduction Protocol**



Performs the Gradient Averaging Replaces all physical parameter servers Accelerate AI Performance





SHARP Delivers Highest Performance for Al

Mellanox SHARP Plug-in for NCCL 2.4 (Bandwidth)







SHARP Delivers Highest Performance for AI

Mellanox SHARP with NCCL 2.4 (32 nodes,





SHARP Delivers up to 2.4X Higher Performance





1024M

SHARP Delivers Highest Performance for AI



GNMT MLPerf Benchmark





24xDGX1V + 4xMellanox ConnectX-6 GNMT MLPerf 0.6 benchmark: Batch Size=32, Overlap=0.15

32xDGX1V + 4xMellanox **ConnectX-6** VAE benchmark: Model=3, BS=512



calable Hierarchica Addregation and Reduction Protocol

SHARP Delivers Highest Performance

VAE Benchmark Variable Auto-Encoder



© 2019 Mellanox Technologies | Confidential

Infiniband or Ethernet Fabric Golden Question!!?





© 2019 Mellanox Technologies | Confidential

Modern Leaf-Spine Networks in Ethernet





© 2019 Mellanox Technologies | Confidential

Small/Medium AI Cloud Deployment 25GbE



- Pure L2 Network; full HA and no-SPoF
- Ideal for small/medium private cloud
- 2x SN2410
- up-to 7x Racks in pure L2 domain
- mLAG on ToRs and spines for full activeactive HA
- (2+2)x 100GbE or (4+4)x 50GbE ports storage nodes
- 48+48x 25GbE for compute/hyperconverged infrastructure

Phase-1: Start with as small as 1 Rack and

Phase-2: Add 2x SN2700 spines and build

available per rack for high performance/"fat"

RoCE in a Nutshell

What is RoCE (RDMA over Converged Ethernet)?

- [Wikipedia] Roce is a network protocol that allows RDMA over an Ethernet network. It does this by encapsulating an InfiniBand transport packet over Ethernet. There are two RoCE versions, RoCE v1 and RoCE v2. RoCE v1 is an Ethernet link layer protocol and hence allows communication between any two hosts in the same Ethernet broadcast domain. RoCE v2 is an internet layer protocol which means that RoCE v2 packets can be routed.
- Roce is a standard for RDMA over Ethernet defined by the IBTA (InfiniBand Trade Association)

Why RoCE?

- Maintain Ethernet Infrastructure with RDMA capabilities
- All the benefits of RDMA: Transport Offload, Kernel Bypass, High-Throughput and Low-Latency RDMA



© 2019 Mellanox Technologies | Confidential

RoCEv1 and RoCEv2 Header Format



© 2019 Mellanox Technologies | Confidential

What Makes a Great Ethernet Al Switch?



Simple Configuration

- 1 Command CLI config
- 1 Click GUI config



High Performance

- High PPS & Low latency
- Fair & Predictable performance



Advanced Congestion Control

- Early detection and prevention
- RoCE over VXLAN



Extensive Visibility

- Single pane-of-glass
- Real time RoCE Telemetry



Fully Shared Buffers are Superior for RoCE



© 2019 Mellanox Technologies | Confidential

Unfair & Unpredictable Performance

Source: Facebook Highlighting Fairness Issues



Flow 2 gets 0.5 Gbps

each





Unfairness between servers: Servers 1 & 2 get 25% of bandwidth

Server 3 gets 50% of all bandwidth

Unfairness between flows: Flow 1 gets 23.0 Gbps

© 2019 Mellanox Technologies | Confidential
What Makes a Great RoCE Switch?



Simple Configuration

- One-command "Do RoCE" configuration
- Single pane-of-glass management



High Performance

- High throughput
- Low latency
- Zero packet loss



Advanced Congestion Control

- Early detection and prevention
- RoCE over VXLAN



Extensive Visibility

- Real time RoCE Telemetry
- Optimize network utilization
- Problem detection, prevention and troubleshooting





Scaling RoCE with ECN



Explicit Congestion Control

- ECN = Flow Level Congestion Handling
- ECN throttles A+B+C+D
- Victim traffic from X passes







© 2019 Mellanox Technologies | Confidential

Why congestion control is needed?





© 2019 Mellanox Technologies | Confidential

What perfect congestion control achieves?





© 2019 Mellanox Technologies | Confidential

Flow Control (PFC)

- Link layer protocol
 - Switch to neighboring switch/NIC. NIC to switch.
- When buffer fills up, the receiver sends pause frame to the sender.
- When buffer empties up, the receiver sends **unpause** frame to the sender.
- Pausing granularity is per priority
 - 8 priorities can be defined





PFC: Congestion Spreading Problem



This flow is also paused, since the pause control does not distinguish between flows.

Congestion control stops flows.

Congestion Control and Flow Control

	Without flow control (PFC)	<u>With</u> flow control (
<u>Without</u> congestion control	Low performance due to many packet drops	Congestion might s - Not recommended for
<u>With</u> congestion control	 Resilient RoCE Easier to configure, but may cause slightly lower performance. Congestion control alone reduces buffer overflows drops, but cannot prevent it. 	Lossless RoCE - Recommended for la - Deployed today in pr

(PFC)

spread or large scale

arge scale roduction at scale

© 2019 Mellanox Technologies | Confidential

RoCEv2 Packet Format





Roce Congestion Control Algorithm: Congestion Point



- Congestion Point (switch): marks ECN bits in packet header based on queue length
- Standard functionality supported by all commodity switches
 - also used for TCP



© 2019 Mellanox Technologies | Confidential

Roce Congestion Control Algorithm: Notification Point



- Notification Point: If ECN-marked packet arrives, sends CNP (Congestion Notification Packet) back to the sender
- CNP identifies a flow (QP)
- CNP generation is implemented by NIC HW
 - HW implementation provides fast response
 - CNP can be delivered via low latency path (guaranteed QoS)





© 2019 Mellanox Technologies | Confidential

RoCE Congestion Control Algorithm: Reaction Point



- Reaction Point: Throttles sending rate based on Congestion Notification Packets (CNPs) arrival
 - Also based on packet drop (planned)
- Implemented by HW
 - Fast response to congestion notification





© 2019 Mellanox Technologies | Confidential

Hardware Based Congestion Control



- The novelty in ConnectX4: complete HW-based congestion control.
- Much faster than SW-based congestion control
 - HW based: 10's nanosec.
 - Immediately on the entire posted queue
 - Does not require SW intervention
 - <u>SW/FW based: 100's microsec and more</u>
 - Might be much longer due to length of posted queue
- Fast reaction to congestion notification minimizes the network congestion time
 - Congested switch buffers are less likely to overflow.



© 2019 Mellanox Technologies | Confidential

Rate Change Behaviour

- Maintains dynamic congestion estimation parameter (α , 0< α <1)
- When CNP arrives the rate reduced by $\alpha/2$
- Fast Recovery phase : the rate is increased by half a way to the rate before congestion.
- Active Probing phase: the rate is increased constantly.



Continuous update if no CNP arrived: $(1-g)\alpha$, $\alpha =$

Figure from: Pan et al., QCN: Quantized Congestion Notification An Overview, 2007

85

© 2019 Mellanox Technologies | Confidential

E2E QoS Configuration





Test Results



© 2019 Mellanox Technologies | Confidential

Setup

Traffic Patterns:

- Many to One
- All to All

Traffic/Network Configurations:

- RoCE over lossless network
- RoCE over lossy network
- RoCE + TCP with priority separation
- RoCE + TCP without priority separation
- TCP only
- Tool: ib_write_bw / nd_perf
 - Streaming continuous traffic of Write Requests
- Driver: MLNX OFED v. 4.0-1.6.1.0
- TCP stack: cubic (Linux Red Hat 7.0 defaults)
- Switch: Mellanox Spectrum

















Pause Duration on Host

Short convergence time of congestion control (Up to 0.35% pause duration). No pauses in the steady state.

 $\begin{array}{c} & 1 \\$ Time [Seconds]

Under High Load – 512QP per sender



Out of Sequence Events (indicates packet drops)



- 16 senders to 1 receiver
- 64 QPs per sender
- Lossy network

Experiment 1: TCP

Experiment 2:

RoCE



Total Throughput

Throughput per Sender







RoCE achieves better **RoCE** achieves almost **Conclusions**: fairness and less twice larger throughput fluctuations than TCP than TCP

CPU load [%]

0



CPU usage



Time [Seconds]

TCP requires high CPU usage, while RoCE requires negligible **CPU** usage

- 16 senders to 1 receiver
- RoCE 64QP / TCP 32 flows
- Lossy network





16 senders to 1 receiver

- RoCE on lossless: 64 QPs per sender
- TCP on lossy: 32 flows per sender

Total Throughput

RoCE Throughput per Sender





TCP Throughput per Sender

© 2019 Mellanox Technologies | Confidential

Next Generation System on Chips (Network SoCs)



Block Diagram

- Tile architecture running 8 x Arm [®] A72 CPUs
 - SkyMesh[™] coherent low-latency interconnect
 - 6MB L3 Last Level Cache
 - Arm frequency : 2GHz 2.5GHz
 - Up to 32GB DDR4 @3200MT/s w/ ECC
- Up to 200Gb/s port bandwidth, InfiniBand or Ethernet
 - ConnectX-6 based
- Acceleration engines
 - ASAP2 switching and packet processing
 - NVMe SNAP[™] storage emulation
 - IPsec/TLS data-in-motion and AES-XTS
 - Data-at-rest crypto accelerations
- Fully integrated PCIe switch
 - PCIe Gen3/4



The Ultimate Co-Processor

High Performance SoC

- Embedded ConnectX-6 Dx adapter
- Single and Dual port Ethernet & InfiniBand 10/25/50/100Gb/s, single port 200Gb/s
- PCIe Gen3/Gen4 x16, total throughput 200Gb/s
- 8 Arm[®] A72 CPUs @1.5GHz-2.5GHz
- One channel of DDR4 @3200MT/s

Advanced Hardware Accelerations

- Networking and virtualization accelerations RDMA, ASAP², VirtIO, SR-IOV
- Security: Crypto (IPsec, TLS, AES-XTS), Isolation, Regular Expression & DPI
- Storage Accelerations NVMe, (De)Compression, Dedup, RAID, CRC64
- Host agnostic network solution

Scalability and Programmability

- For smartNIC and as a controller in system
- User specific application to run over Arm cores
- Integrated control and data planes
- For smartNIC: Security application isolated from main host







© 2019 Mellanox Technologies | Confidential

Functional Isolation with BlueField-2

- A Computer in-front of a computer
- Isolation and Offload
 - Infrastructure functions fully implemented in SmartNIC
 - Networking, Security and Storage
- Functionality runs secure in separate trust domain
 - Enforces policies on compromised host
 - Host access to SmartNIC can be blocked by hardware





Boundaries and Distinction between pure Compute, Network and Storage elements is fading..

Intelligent Networks and Processing data "on the move" will take us to Exascale and beyond..





© 2019 Mellanox Technologies | Confidential

Thank You



