## CS330: Operating Systems

Virtual memory: Paging



Extension of the scheme for translation ar address space granularity Base-limit register pairs per segment

#### Recap: Segmentation in reality



Descriptor Table

- Descriptor table register (DTR) is used to access the descriptor table
- # of descriptors depends on architecture
- Separate descriptors used for user and kernel mode

#### Recap: Segmentation in reality



Descriptor Table

- Qn1: Can the OS address space be organized as split-mode addressing?
- Qn2: When OS uses a separate address space, how to access user addresses?

## Paging

- Paging addresses the following issues with segmentation
	- External fragmentation caused due to variable sized segments
	- No support for discontinuous/sparse mapping

## Paging

- Paging addresses the following issues with segmentation
	- External fragmentation caused due to variable sized segments
	- No support for discontinuous/sparse mapping
- The idea of paging
	- Partition the address space into fixed sized blocks (call it page)
	- Physical memory partitioned in a similar way (call it page frame)

## Paging

- Paging addresses the following issues with segmentation
	- External fragmentation caused due to variable sized segments
	- No support for discontinuous/sparse mapping
- The idea of paging
	- Partition the address space into fixed sized blocks (call it pages)
	- Physical memory partitioned in a similar way (call it page frames)
	- OS creates a mapping between page to page frame
	- H/W uses the mapping to translate VA to PA

#### Paging example (pages)



- Virtual address size = 32KB, Page size = 256 bytes
- Address length =  $15$  bits  ${0x0 0x7$ FFF}
- $\#$  of pages = 128



 Process address space

#### Paging example (pages)





 Process address space

- Virtual address size = 32KB, Page size = 256 bytes
- Address length =  $15$  bits  ${0x0 0x7}$ FFF $}$
- $\#$  of pages = 128



#### Virtual address

- Example: For Virtual address Ox0510, Page number =  $5$ , offset =  $16$ 

#### Paging example (page frames)



- Physical address size = 64KB - Address length =  $16$  bits  ${0 \times 0}$  -
	- 0xFFFF}
- $-$  # of page frames  $= 256$







 Process address space

Page 125

Page 126

Page 127

32KB

#### Paging example (page frames)

- Physical address size = 64KB
- Address length =  $16$  bits  ${0 \times 0}$  -0xFFFF}
- $-$  # of page frames  $= 256$





Process address

space

Page 0

Page 1

Page 3

768 **Page 2** 

Ͼ

256

512

1024

Example: For physical address  $0x1F51$ , PFN = 31, offset = 81

#### Paging example (page table mapping)









space



- $\frac{1}{2}$ age t  $\sqrt{2N}$ - Page table is stored in RAM. Page table base register (CR3 in ϿϾЀЂ PFN 4 - <mark>Ο</mark> Γεννής του Αγγλίου του Αγγλ X86) contains the address
	- What is the structure of the PTE?

**102** 

 $\overline{P}$ reliaction de la processe du magnétique de la merce de la merce du magnétique du magnétique du terior de la me<br>La processe du magnétique PF<sub>N</sub> riccu. 3 - What is the maximum physical memory size supported?



# Paging example (structure of an example PTE)



- PFN occupies a significant portion of PTE entry (8 bits in this example)
	- <sup>P</sup> **Present bit, 1** ⇒ **entry is valid**
	- $W$  **Write bit, 1 ⇒** Write allowed



**Privilege bit,**  $o \Rightarrow only$  **kernel mode access is allowed** 



- $A \parallel$  **Accessed bit, 1**  $\Rightarrow$  **Address accessed (set by H/W during walk)**
- $\mathbf{D}$  **Dirty bit, 1**  $\Rightarrow$  **Address written (set by H/W during walk)**



 $\mathbf{x}$  **Execute bit, 1**  $\Rightarrow$  Instruction fetch allowed for this page







- $5<sup>1</sup>$  $\frac{1}{2}$ 2 - Where is the page table stored?
	- age t  $\sqrt{2N}$ - Page table is stored in RAM. Page table base register (CR3 in ϿϾЀЂ PFN 4 - <mark>Ο</mark> Γεννής του Αγγλίου του Αγγλ X86) contains the address
	- What is the structure of the PTE?
	- Page 125 Parc 1 PFN 253  $\alpha$  and 3 - Apart from the PFN, it contains access permissions and flags
	- What is the maximum physical memory size supported?

**E** KB

 Process address space

 $32K_D$ 

**102** 

#### Paging example (page table walk) Page table

- Page 0  $2<sup>1</sup>$ - Where is the page table stored? 1
- $5<sup>1</sup>$  $P_{\rm 70}$  - Page table is stored in RAM. Page table base register (CR3 in  $-$
- Page 3 102 X86) contains the address

 $\overline{O}$ 

- PFN 4 <mark>Ο</mark> Γεννής του Αγγλίου του Αγγλ - What is the structure of the PTE?
- Apart from the PFN, it contains access permissions and flags
- What is the maximum physical memory size supported?
- $f$ romes  $\mathcal N$ frames. Maximum RAM size = 256 \* 256 = 64KB  $32K$ Page 127  $5<sup>C</sup>$ - For this example, 8-bits can be used to specify 256 page

 $\circ$ 

ϿϾЀЂ

pert<sub>o</sub>

#### Paging: one level of page table may not be feasible!

- Consider a 32-bit address space (=4GB)
- What should be the page size for this system?

#### Paging: one level of page table may not be feasible!

- Consider a 32-bit address space (=4GB)
- What should be the page size for this system?
- Large page size results in *internal fragmentation*
- Assuming page size = 4KB, How many entries are required in a one-level paging system?

#### Paging: one level of page table may not be feasible!

- Consider a 32-bit address space (=4GB)
- What should be the page size for this system?
- Large page size results in *internal fragmentation*
- Assuming page size = 4KB, How many entries are required in a one-level paging system?  $(2^{20}$  entries)
- Not possible to hold  $2^{20}$  entries in a single page
- Therefore, multi-level page tables are used in modern systems

#### Two-level page tables (32-bit virtual address)

Virtual Address

