CS330: Operating Systems

Virtual memory: Multilevel paging and TLB

Recap: Paging

- The idea of paging
 - Partition the address space into fixed sized blocks (call it pages)
 - Physical memory partitioned in a similar way (call it page frames)
 - OS creates a mapping between *page* to *page frame*, H/W uses the mapping to translate VA to PA
- With increased address space size, single level page table entry is not feasible, because
 - Increasing page size (= frame size) increases internal fragmentation
 - Small pages may not be suitable to hold all mapping entries

Agenda: Multi-level pages tables and their efficiency implications

4-level page tables: 48-bit VA (Intel x86_64)



- Four-levels of page table, entry size = 64 bits

4-level page tables: example translation



- physical memory
- Page table entry: 12 bits LSB is used for access flags

Page Table: OS and hardware (MMU)

- The OS
 - Maintains (create, modify, delete) page table mapping for all processes with separate page tables; points CR3 register to the page table of the currently running process
 - Handles virtual to physical allocation/deallocation requests
 - Can be when handling page faults or user allocation requests
- The hardware (MMU)
 - Walks the page table to perform address translation
 - Raise page fault when it can not translate because of invalid mapping, lack of permissions etc.

Paging: translation efficiency

sum = 0; for(ctr=0; ctr<10; ++ctr) sum += ctr;

0x20100: mov \$0, %rax; Ox20102: mov %rax, -8(%rbp); // sum=0 Ox20104: mov \$0, %rcx; // ctr=0 Ox20106: cmp \$10, %rcx; // ctr < 10 ox20109: jge ox2011f; // jump if >= ox2010f: add %rcx, %rax; Ox20111: mov %rax, -8(%rbp); // sum += ctr 0x20113: inc %rcx // ++ctr //loop 0x20115: jmp 0x20106 0x2011f:

- Considering four-level page table, how many memory accesses are required (for translation) during the execution of the above code?

Paging: translation efficiency

0x20100: mov \$0, %rax;

Ox20102: mov %rax. (%rbp): // sum=0

- Instruction execution: Loop = 10 * 6, Others = 2 + 3
 - Memory accesses during translation = 65 * 4 = 260
- Data/stack access: Initialization = 1, Loop = 10
 - Memory accesses during translation = 11 * 4 = 44
- A lot of memory accesses (> 300) for address translation
- How many distinct pages are translated? Assume stack address range 0x7FFF000 - 0x8000000
- Considering four-level page table, how many memory accesses are required (for translation) during the execution of the above code?

Paging: translation efficiency

Ox20100: mov \$0, %rax;

- Instruction execution: Loop = 10 * 6, Others = 2 + 3
 - Memory accesses during translation = 65 * 4 = 260
- Data/stack access: Initialization = 1, Loop = 10
 - Memory accesses during translation = 11 * 4 = 44
- A lot of memory accesses (> 300) for address translation
- How many distinct pages are translated? Assume stack address range 0x7FFF000 - 0x8000000
- One code page (0x20) and one stack page (0x7FFF). Caching these translations, will save a lot of memory accesses.

Paging with TLB: translation efficiency



- TLB is a hardware cache to store *Page* to *PFN* mapping (with access flags)
- For code, after first miss for instruction fetch, all accesses hit the TLB
- Similarly, considering the stack virtual address range as 0x7FFF000 0x8000000, one entry in TLB avoids page table walk after first miss

Paging with TLB: translation efficiency

Translate(V){

Page	PTE		
0x20	0x750		
0x7FFF	0x890		

TID

PageAddress P = V >> 12; TLBEntry entry = lookup(P); if (entry.valid) return entry.pte; entry = PageTableWalk(V); MakeEntry(entry); return entry.pte;

- TLB is a hardware cache to store *Page* to *PFN* mapping (with access flags)
- After first miss for instruction fetch address, all others result in a TLB hit
- Similarly, considering the stack virtual address range as 0x7FFF000 0x8000000, one entry in TLB avoids page table walk after first miss



- TLB in the path of address translation
- Separate TLBs for instruction and data, multi-level TLBs
- In X86, OS can not make entries into the TLB directly, it can flush entries



- How TLB is shared across multiple processes?
- Why page fault is necessary?
- How OS handles the page fault?



into the TLB directly, it can flush entries

Process (A)	Process (B)
-------------	-------------

- Assume that, process A is currently executing. What happens when process B is scheduled?

Page	PTE
0x100	0x200007
0x101	0x205007

- A) Do nothing
- B) Flush the whole TLB
- C) Some other solution

Process (A)	Process (B)
-------------	-------------

Page	PTE
0x100	0x200007
0x101	0x205007

- Assume that, process A is currently executing. What happens when process B is scheduled?
 - A) Do nothing
 - B) Flush the whole TLB
 - C) Some other solution
- Process B may be using the same addresses used by
 A. Result: Wrong translation

Process (A)	Process (B)
-------------	-------------

Page	PTE
0x100	0x200007
0x101	0x205007

- Assume that, process A is currently executing. What happens when process B is scheduled?
 - A) Do nothing
 - B) Flush the whole TLB
 - C) Some other solution
- Correctness ensured. Performance is an issue (with frequent context switching)



- Assume that, process A is currently executing. What happens when process B is scheduled?

ASID	Page	PTE
А	0x100	ox200007
А	0x101	ox205007
В	0x100	0x301007
В	0x101	0x302007

- A) Do nothing
 - B) Flush the whole TLB
 - C) Some other solution
- Address space identified (ASID) along with each TLB entry to identify the process



- How TLB is shared across multiple processes?
- Full TLB flush during context switch, using ASID
- Why page fault is necessary?
- How OS handles the page fault?





- How TLB is shared across multiple processes?
- Full TLB flush during context switch, using ASID
- Why page fault is necessary?
- Page fault is required to support memory over-commitment through lazy allocation and swapping
- How OS handles the page fault?



Page fault handling in X86: Hardware

```
If( !pte.valid ||
  (access == write && !pte.write)
  (cpl != 0 && pte.priv == 0)){
      CR_2 = Address;
      errorCode = pte.valid
                    access << 1
                    | cpl << 2;
       Raise pageFault;
} // Simplified
```

Page fault handling in X86: Hardware

Error code

		Other and unused	Ι	R	U	W	Р	
If(!pte.valid								
(access == write && !pte.write)	Р	Present bit, $1 \Rightarrow fat$	ılt is	s du	e to p	orot	ectio	n
(cpl != 0 && pte.priv == 0)){			•		•			
CR2 = Address;	W	Write bit, $1 \rightarrow Acce$	2SS 1	s wr	ite			
errorCode = pte.valid	U	Privilege bit, $1 \Rightarrow A$	lcce	ss is	fron	n us	er m	ode
access << 1			Dee		11:4		1	
cpl << 2;	R	$\mathbf{Keserved Dit, 1} \rightarrow \mathbf{I}$	Res	erve		. V10	1at10	n
Raise pageFault;	Ι	Fetch bit, $1 \Rightarrow Acc$	cess	is Iı	nstru	ictio	on Fe	tch
} // Simplified								

- Error code is pushed into the kernel stack by the hardware (X86)

```
Page fault handling in X86: OS fault handler
HandlePageFault( u64 address, u64 error_code)
{
   If (AddressExists(current \rightarrow mm_state, address) &&
      AccessPermitted(current \rightarrow mm_state, error_code) {
          PFN = allocate_pfn();
          install_pte(address, PFN);
          return;
   RaiseSignal(SIGSEGV);
```

- **VA**(*i* How TLB is shared across multiple processes?
 - Full TLB flush during context switch, using ASID
 - Why page fault is necessary?
 - Page fault is required to support memory over-commitment through lazy ⁰ allocation and swapping
 - How OS handles the page fault?
 - The hardware invokes the page fault handler by placing the error code and virtual address. The OS handles the page fault either fixing it or raising a SEGFAULT.